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I. INTRODUCTION
I N a metal oxide semiconductor (MOS)-gated device, the flatband voltage V FB corresponds to the voltage, which, when applied to the gate yields a flat energy band in the semiconductor. This voltage separates the accumulation and depletion conditions [1] .
The effect of sweeping the gate voltage V GE from a value below V FB to a value above V FB is shown in Fig. 1 for several junction temperatures. Here, a capacitance-voltage (CV) profile of an Infineon FS200R12PT4 insulated-gate bipolar transistor (IGBT) module is shown. While V GE is below V FB , the accumulation condition is present and the gate capacitance consists of the oxide capacitance. When V GE increases beyond V FB , a depletion region is formed, and the gate capacitance now consists of two capacitances in series: the oxide capacitance and the depletion capacitance. Therefore, the size of the gate capacitance decreases considerably.
We have observed a positive shift in V FB with junction temperature, as displayed in Fig. 1 
Our intention in this letter, however, is to focus on a preliminary investigation on exploiting V FB as a method to measure IGBT junction temperature.
II. V FB DURING THE SWITCHING PROCESS
Since the occurrence of V FB is at a negative V GE below the threshold voltage (V TH ), its effect can be observed during the turn-ON delay of an IGBT provided that the IGBT is being driven by a gate driver with a negative turn-OFF voltage.
Specifically, V FB coincides with a marked increase in the speed at which the gate is charged. This is demonstrated in Fig. 2, 0278-0046 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. which shows the turn-ON process of an Infineon FF1000R17IE4 IGBT module. The turn-ON process is initiated with the gate voltage at around -10.4 V. Consequently, the gate driver begins to charge up a large gate capacitance (due to V GE being below the value of V FB ). After around 900 ns, the charge on the gate capacitor reaches the level of V FB . At this point, the gate capacitance reduces sharply and the gate begins to charge significantly faster before reaching V TH approximately 400 ns afterward. Despite the effect of V FB illustrated above, previous literature discussing the switching of IGBTs has typically omitted mentioning the influence of V FB [3] - [5] . The variance of the gate capacitance during the turn-ON delay is also not accounted for in device datasheets. For example, for the Infineon FF1000R17IE4 from Fig. 2 , the datasheet lists a gate capacitance of 81 nFwhile the actual capacitance the gate driver begins to charge in the period from 0 to 900 ns is actually close to 300 nF.
The point of inflection in V GE caused by V FB during the turn-ON delay is characterized with respect to junction temperature, dc-link voltage, and collector current in Fig. 3 . After the point of inflection, the gate voltage exhibits a negative temperature dependence of around -5 mV/°C, as shown in Fig. 3(a) . Fig. 3(b) and (c) displays the dependence of V GE on collector voltage and collector current, respectively. In line with theoretical expectations, no dependence on collector current is present. Nevertheless, a large influence from the collector voltage can be seen. These data were obtained from a double pulse test without selfheating on an Infineon FF1000R17IE4 [3] , [6] . A photograph of this setup is displayed in Fig. 4 . To vary junction temperature, a temperature-controlled heatsink was used.
III. V FB AS A TEMPERATURE SENSITIVE ELECTRICAL PARAMETERS (TSEPS)
The junction temperature of a power semiconductor device directly influences both reliability and efficiency. Therefore, it is advantageous if the junction temperature of a power semiconductor is known.
TSEPs are one popular way of estimating the junction temperature inside a power semiconductor module. This genre of measurements directly uses the electrical behavior of the semiconductor as the temperature sensor. In doing so, noninvasive junction temperature measurements can be performed without any modification to standard semiconductor packaging [7] - [9] .
The past three years have seen a significant number of proposals relating to the use of TSEPs [3] - [6] , [10] - [18] . There are however several practical issues that hamper the use of TSEPs. For example, several TSEPs require measurement procedures that force significant modification to the normal operation of the semiconductor [7] , [8] . Another problem is that the majority of TSEPs have a dependence on load current. These TSEPs must undergo complex calibration procedures since the load current causes self-heating in the semiconductor which consequently must be compensated for [5] , [7] , [8] .
To the authors' knowledge, V FB has not been highlighted as a TSEP in prior literature. The experiments conducted in Section II were with the intention of performing a preliminary investigation on the feasibility of V FB as a TSEP. Initially, V FB could be seen as attractive for further investigation since it avoids the dependence on load current so common in other TSEPs. Therefore, only voltage measurements are required.
The following sections will describe two measurement circuits that we investigated for measuring the variation of V FB with junction temperature, along with mentioning the drawbacks and difficulties that we encountered. 
IV. V FB MEASUREMENT CIRCUITS
We investigated two op-amp-based measurement circuits in order to trigger a V GE measurement during the turn-ON delay which is dependent on the temperature variation of V FB . The following circuits were investigated with a combination of experimental and simulation data. The V GE waveforms were acquired experimentally from an Infineon FF1000R17IE4, while the op-amp circuits were simulated with LTSpice using the experimental data as the input.
The first option is to simply sample V GE at a fixed point during the turn-ON delay. This process can be made straightforward by using a differentiator op-amp, a comparator, and a delay buffer. The concept is shown in Fig. 5 , where the voltage induced by the parasitic gate inductance triggers a differentiator and comparator op-amp at the start of the turn-ON process. After a fixed delay of 1.1 µs, V GE is sampled. The delay of 1.1 µs is selected since this is after V FB has been surpassed, but before V TH is reached and the IGBT is turned ON. The precise delay can be selected at random but must be in the region of V GE that is influenced by V FB , rather than R Gint (which occurs at the start of the turn-ON delay [3] ). A similar fixed delay method has also been shown in [5] , but attributed to R Gint .
The second measurement principle is a more specific attempt to measure V FB . A schematic diagram is included in Fig. 6 and is referred to as the "second derivative method." Two differentiator op-amp stages are used to identify V GE at which the fastest capacitance drop occurs (i.e., the highest point of acceleration in the charging rate). This point should correspond to the moment V FB is reached. Fig. 7 displays waveforms of this measurement principle. A comparator is triggered when the output of the second differentiator stage exceeds a specified reference voltage level. It can be seen from Fig. 7 that the comparator produces two positive pulses during the turn-ON process. The first is due to the parasitic inductance of the gate terminal, while the second is due to the surpassing of V FB and the rapid acceleration in charging rate. Therefore, an additional comparator and an AND gate are used to ensure that the ADC is triggered on the correct transition.
V. V FB SENSITIVITY AND TSEP DRAWBACKS
The sensitivity delivered by each measurement principle is displayed in Fig. 8 . The fixed delay method displays a negative temperature dependence of around -5.1 mV/°C. The negative dependence occurs since V FB increases with temperature. Therefore, the total capacitance charged by the gate driver is smaller, and thus a higher gate voltage is achieved.
The second derivative method shows a positive temperature dependence of around +3.1 mV/°C, in line with the positive sensitivity depicted in Fig. 1 . However, the voltage range is between +1.2 and +1.6 V-not a negative voltage expected from Fig. 9 . V GE samples with 2-ns jitter. Fig. 1 . This is due to the ratio between the external and internal gate resistors, which causes the measured gate voltage to overestimate the gate charge during fast transient conditions. This phenomenon is also experienced in V TH measurement during full power switching [19] .
Similar to other TSEP proposals based on the switching process [11] - [13] , V FB is dependent on collector voltage [from Fig. 3(b) ]. This is a particularly critical issue for V FB since the dependence on collector voltage is around 5 mV/V. Therefore, a 1% error in collector voltage at 800 V could result in an 8°C temperature measurement error. A method for compensating the influence of collector voltage is therefore essential. We have not investigated such a method since it was beyond the scope of this preliminary investigation, but we believe this to be a critical issue which damages the potential for V FB to be used as a TSEP.
Another pertinent issue is sensitivity to noise. Fig. 9 displays a close-up zoom of two samples of V GE from the same module, taken 2 ns apart. This results in 36 mV discrepancy between the two samples. This is potentially a significant issue when using op-amp stages to trigger comparators if hysteresis is not carefully selected, or if there is any jitter on hardware implementation of delays. Potentially, up to 7°C in temperature measurement error results from 2 ns of jitter. One solution to reduce this problem would be to increase the gate resistance to several hundred Ohms in order to significantly extend the turn-ON delay [19] . This rules out the use of V FB in fully operational IGBTs, other than in specific cases where the periodic use of high gate resistances is tolerable. In addition, instabilities in the performance of the gate driver will also be an issue, as is the case in other TSEPs measured during the turn-ON delay [3] , [5] .
VI. CONCLUSION
This letter introduced the temperature dependence of the flatband voltage V FB in high-power IGBTs. The temperature dependence of V FB , along with its influence during the turn-ON process, was experimentally demonstrated. This letter suggested V FB as an addition to the genre of junction temperature measurement methods known as TSEPs. Initial analysis showed V FB to be attractive as a TSEP since it is one of the few TSEPs independent of load current variation. However, the method suffers from high dependence on collector voltage and is highly susceptible to noise. In conclusion, we suggest that V FB is unlikely to be viable for real-world use as a TSEP.
